STLS2F Loongson 2F high performance bit superscalar MIPS. ® microprocessor. Features. □ bit superscalar architecture. □ MHz clock frequency. Loongson 2F: High performance bit superscalar MIPS. ® microprocessor. Features. □ bit superscalar architecture. □ MHz clock. ICT Loongson 2F (ST STLS2F01) (Godson-2). ICT Loongson 2F ( MHz) (90 nm) + MB of DDR2. Lemote YeeLoong notebook. 4-way superscalar.

Author: Mezilabar Fenrizilkree
Country: Singapore
Language: English (Spanish)
Genre: Health and Food
Published (Last): 3 April 2012
Pages: 221
PDF File Size: 18.25 Mb
ePub File Size: 15.47 Mb
ISBN: 842-4-93831-571-3
Downloads: 54474
Price: Free* [*Free Regsitration Required]
Uploader: Nam

The manufacturer states that the user experience of the desktop solution has been significantly improved over its Loongson-3A based predecessor. Marvell 88E “Link Street”. Li Guojie, chairman of Dawning Information Industry Company and director and 2r of the Institute of Computing Technology, said research and development of the Dawning is expected to be completed in two years. Tag compare is also performed at this stage, but value selection according to tag compare result is delayed to next cycle.

The Loongson 3 adds over new instructions over Loongson 2. By using this site, you agree to the Terms f2 Use and Privacy Policy. Retrieved from ” https: The topic of the speech was “Research and Development of Godson processors”. It may also get the data directly from one of the result buses if its source register number matches the destination register number of the result bus. Each version can be clocked from 1. Results of a benchmark test, conducted in Aprilare available [14].

For example, Windows CE was ported to a Loongson-based system with minimal effort. Associated instructions are also sent to branch queue and memory queue.


Loongson 2F 900MHz vs MediaTek MT8163 V/A 1.5 GHz

It was formerly called Godson. Archived from the original on Open source applications on Linux Platform can be ported with little effort. The Godson 2F, released to market in earlyran at 1. Archived from the original on 17 April Retrieved 16 April They are also sent to the memory access queue to allow committed store instructions to write loonbson or memory.

Package: linux-image-loongson-2f (3.16+63+deb8u2)

June Learn how and when to remove this template message. InLoongson released latest version of 3A cpu, 3A Many operating systems work on Loongson: Loongson insiders [56] revealed a new model based on the Loongson 3A quad-core laptop has been developed and is lopngson to launch in August Archived from the original on 23 October This article’s use 2g external links may not follow Wikipedia’s policies or guidelines.

Early implementations of the family lacked four instructions patented by MIPS Technologies to avoid legal issues. This page was last edited on 2 Decemberat Each empty entry of reservation stations and queues selects among four dispatched instructions in this cycle.

Inter-instruction dependencies among four instructions mapped in the same cycle are also checked. Up to four instructions can be committed in program order per cycle. Archived from the original on 25 July Instructions are executed according to its type and execution results are written back to the register file.

For the performance, because the frequency is only 1.

Instructions with unready source operands snoop result and forward buses for their operands. The Loongson 2 adds bit ability to the Loongson architecture. This desktop solution uses an optimized version of Fedora 13, with 2c lot of software ported and available, such as Kingsoft WPS office suite.


Four new instructions are sent to the instruction register IR if the instruction fetch is a TLB hit and a cache hit. The high-performance Dawningwhich has a projected speed of over one quadrillion operations per second, will incorporate the Loongson processor as its core. Please improve this article by removing excessive or inappropriate external links, and converting useful links where appropriate into footnote references.

Archived from the original on 23 April Based in BeijingBLX focuses on loojgson the bit Loongson general-purpose and embedded processors, together with developing software tools and reference platforms. Broadcom various Cavium Octeon. Archived from the original on 9 May Archived from the original on 21 June The four instructions in IR are decoded in the internal format and sent to the register renaming module.

Wikinews has related news: Most common open-source applications including OpenOffice. In other projects Wikimedia Commons. It is fabricated with 0. In AugustLoongson Technology Corp. This list is incomplete ; you can help by expanding it.

Intel Core 2 Duo P vs vs Loongson 2F MHz

loongsoj Archived from the original on 15 September The new instructions help with emulation performance, for example QEMU the only known example. China enters the low-cost laptop competition. Result buses are also sent to the reservation station for snooping and to the register mapping table to notify that the associated physical register is ready.